{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:25:13Z","timestamp":1740101113238,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012221","name":"Jinling Institute of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012221","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012221","name":"Jinling Institute of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012221","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937773","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2117-2121","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Multifunction Computing Unit Using an Universal Piecewise Linear Method"],"prefix":"10.1109","author":[{"given":"Fei","family":"Lyu","sequence":"first","affiliation":[{"name":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Chen","sequence":"additional","affiliation":[{"name":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo","family":"Huang","sequence":"additional","affiliation":[{"name":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenxiu","family":"Wang","sequence":"additional","affiliation":[{"name":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanyong","family":"Luo","sequence":"additional","affiliation":[{"name":"Huawei Corporation,Linx Lab,Department of Turing Architecture Design, HiSilicon,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing Xiaozhuang University,School of Electronics Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2937440"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2902738"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005786"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2015.7322785"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537483"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2009.5189620"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919557"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.61"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2939563"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3004602"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICE.2019.8792636"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/rob.21918"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3011893"},{"article-title":"Intel’s xeon cascade lake vs. nvidia turing: An analysis in ai","year":"2019","author":"de gelas","key":"ref5"},{"key":"ref8","first-page":"2018","article-title":"Tearing apart google’s tpu 3.0 ai coprocessor","volume":"12","author":"teich","year":"2018","journal-title":"Retrieved June"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310261"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IDAP.2019.8875896"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875654"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875654"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3081572"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937773.pdf?arnumber=9937773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:20:19Z","timestamp":1669666819000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937773","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}