{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:25:05Z","timestamp":1740101105931,"version":"3.37.3"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937813","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2062-2066","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Check Node Processing for Min-Max NB-LDPC Decoding over Lower-Order Finite Fields"],"prefix":"10.1109","author":[{"given":"Xinmiao","family":"Zhang","sequence":"first","affiliation":[{"name":"The Ohio State University"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2900088"},{"key":"ref11","first-page":"836","article-title":"Low-complexity modified trellis-based Min-max non-binary LDPC decoders","volume":"10","author":"zhang","year":"2015","journal-title":"Journ of Commun"},{"journal-title":"VLSI Architectures for Modern Error-Correcting Codes","year":"2015","author":"zhang","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3025847"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2226920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190668"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2354753"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.050813.120489"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2514484"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2493041"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047956"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"496","DOI":"10.1109\/TVLSI.2017.2775646","article-title":"Basic-set trellis Min-max decoder architecture for nonbinary LDPC codes with high-order Galois fields","volume":"26","author":"thi","year":"2018","journal-title":"IEEE Trans on VLSI syst"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937813.pdf?arnumber=9937813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:50Z","timestamp":1669666910000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937813","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}