{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:37:35Z","timestamp":1756463855421,"version":"3.37.3"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100007170","name":"Ministry of Economy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007170","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008530","name":"European Regional Development Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937841","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"210-214","source":"Crossref","is-referenced-by-count":1,"title":["A Hybrid Memristor\/CMOS SNN for Implementing One-Shot Winner-Takes-All Training"],"prefix":"10.1109","author":[{"given":"Javad","family":"Ahmadi-Farsani","sequence":"first","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla, CSIC\/Universidad de Sevilla,Sevilla,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saverio","family":"Ricci","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla, CSIC\/Universidad de Sevilla,Sevilla,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahin","family":"Hashemkhani","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla, CSIC\/Universidad de Sevilla,Sevilla,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniele","family":"Ielmini","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla, CSIC\/Universidad de Sevilla,Sevilla,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernabe","family":"Linares-Barranco","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Dip. Elettronica, Informazione e Bioingegneria,Milan,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teresa","family":"Serrano-Gotarredona","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Dip. Elettronica, Informazione e Bioingegneria,Milan,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814415"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref13","first-page":"1","article-title":"Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust hfo2 based rram","author":"lee","year":"2008","journal-title":"2008 IEEE International Electron Devices Meeting"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2256101"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms12611"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00482"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-18105-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294887"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1039\/C8FD00114F"},{"key":"ref2","first-page":"92","article-title":"A cmos-memristive self-learning neural network for pattern classification applications","author":"payvand","year":"2014","journal-title":"Proceedings of the 2014 IEEE\/ACM International Symposium on Nanoscale Architectures"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2866048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.173099"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937841.pdf?arnumber=9937841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:20:10Z","timestamp":1669666810000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937841","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}