{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:47:05Z","timestamp":1781621225412,"version":"3.54.5"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937908","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T15:38:08Z","timestamp":1668181088000},"page":"1556-1560","source":"Crossref","is-referenced-by-count":14,"title":["A 65nm Compute-In-Memory 7T SRAM Macro Supporting 4-bit Multiply and Accumulate Operation by Employing Charge Sharing"],"prefix":"10.1109","author":[{"given":"Dinesh","family":"Kushwaha","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aditya","family":"Sharma","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Neha","family":"Gupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ritik","family":"Raj","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashish","family":"Joshi","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jwalant","family":"Mishra","sequence":"additional","affiliation":[{"name":"Intel Technology India Pvt. Ltd.,Bangalore,Karnataka,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajat","family":"Kohli","sequence":"additional","affiliation":[{"name":"NXP Semiconductors,Bangalore,Karnataka,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandeep","family":"Miryala","sequence":"additional","affiliation":[{"name":"Brookhaven National Laboratory,Upton,NY,USA,11973"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajiv","family":"Joshi","sequence":"additional","affiliation":[{"name":"Thomas J. Watson Research Center,Yorktown Heights,NY,USA,10598"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication,Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3092759"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2767705"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref3","first-page":"1701","article-title":"DeepFace: Closing the gap to human-level performance in face verification","volume":"18","author":"hubara","year":"2014","journal-title":"Proc IEEE Conf Comput Vis Pattern Recognit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357072"},{"key":"ref7","first-page":"1","article-title":"Next-generation energy-efficient computing for IoT and AI chips: How to overcome the memory wall","author":"chang","year":"2018","journal-title":"Proc IEEE Asia Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2205597"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref24","first-page":"246","article-title":"15.5 A 28 nm 64Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","author":"si","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058510"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401665"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937908.pdf?arnumber=9937908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:04:39Z","timestamp":1780430679000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937908","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}