{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T15:07:09Z","timestamp":1764688029934,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937958","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"1445-1448","source":"Crossref","is-referenced-by-count":2,"title":["A Diode-Based D-2D DAC Architecture with Leakage Current Compensation for Ultra-low Power Application"],"prefix":"10.1109","author":[{"given":"Jesse","family":"Coulon","sequence":"first","affiliation":[{"name":"University of Texas at Dallas,Department of Electrical Engineering,Richardson,TX,USA,75080"}]},{"given":"Jin","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas,Department of Electrical Engineering,Richardson,TX,USA,75080"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.1987.1052874"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/4.173099"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TVLSI.2003.821553","article-title":"Gate oxide leakage current analysis and reduction for VLSI circuits","volume":"12","author":"lee","year":"2004","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSII.2015.2406351"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ASSCC.2017.8240267"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/81.828565"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/383082.383132"},{"key":"ref7","first-page":"v","article-title":"Resistors layout for enhancing yield of R-2R DACs","author":"lin","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSI.2009.2019396"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/4.720397"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/SiPS.2018.8598408"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937958.pdf?arnumber=9937958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:19:40Z","timestamp":1669666780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937958","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}