{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:02:48Z","timestamp":1773205368340,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937962","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"1462-1466","source":"Crossref","is-referenced-by-count":5,"title":["Write-Verify Scheme for IGZO DRAM in Analog in-Memory Computing"],"prefix":"10.1109","author":[{"given":"Michele","family":"Caselli","sequence":"first","affiliation":[{"name":"KU Leuven"}]},{"given":"Subhali","family":"Subhechha","sequence":"additional","affiliation":[{"name":"imec Leuven"}]},{"given":"Peter","family":"Debacker","sequence":"additional","affiliation":[{"name":"imec Leuven"}]},{"given":"Arindam","family":"Mallik","sequence":"additional","affiliation":[{"name":"imec Leuven"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[{"name":"imec Leuven"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993599"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS50681.2021.9462775"},{"key":"ref6","article-title":"First demonstration of sub-12 nm Lg gate last IGZO-TFTs with oxygen tunnel architecture for front gate devices","author":"subhechha","year":"2021","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref5","article-title":"Multi-pillar SOT-MRAM for Accurate Analog in-Memory DNN Inference","author":"doevenspecks","year":"2021","journal-title":"Symposium on VLSI Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401064"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2909751"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614621"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401798"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937962.pdf?arnumber=9937962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:58Z","timestamp":1669666918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937962","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}