{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:32:07Z","timestamp":1771612327588,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937963","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2551-2555","source":"Crossref","is-referenced-by-count":4,"title":["A Computing-in-Memory SRAM Macro Based on Fully-Capacitive-Coupling With Hierarchical Capacity Attenuator for 4-b MAC Operation"],"prefix":"10.1109","author":[{"given":"Kanglin","family":"Xiao","sequence":"first","affiliation":[{"name":"Peking University,Key Laboratory of Microelectronic Devices and Circuits (MoE), School of Integrated Circuits,Beijing,China,100871"}]},{"given":"Xiaoxin","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University,Key Laboratory of Microelectronic Devices and Circuits (MoE), School of Integrated Circuits,Beijing,China,100871"}]},{"given":"Xin","family":"Qiao","sequence":"additional","affiliation":[{"name":"Peking University,Key Laboratory of Microelectronic Devices and Circuits (MoE), School of Integrated Circuits,Beijing,China,100871"}]},{"given":"Nanbing","family":"Pan","sequence":"additional","affiliation":[{"name":"Peking University,Key Laboratory of Microelectronic Devices and Circuits (MoE), School of Integrated Circuits,Beijing,China,100871"}]},{"given":"Xin'An","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School,Key Laboratory of Integrated Microsystem, School of ECE,Shenzhen,China,518055"}]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,Key Laboratory of Microelectronic Devices and Circuits (MoE), School of Integrated Circuits,Beijing,China,100871"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref11","first-page":"2","article-title":"JFS2-4 Fully Row\/Column-Parallel In-Memory Computing SRAM Macro Employing Capacitor-Based Mixed-Signal Computation with 5-b Inputs","author":"lee","year":"2021","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401665"},{"key":"ref14","first-page":"2","article-title":"JFS2-2 PIMCA: A 3.4-Mb Programmable In-Memory Computing Accelerator in 28nm for On-Chip DNN Inference","author":"yin","year":"2021","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431398"},{"key":"ref4","first-page":"10","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref1","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937963.pdf?arnumber=9937963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:47Z","timestamp":1669666967000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937963","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}