{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:25:07Z","timestamp":1740101107284,"version":"3.37.3"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937990","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"1734-1738","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis of Coupling Capacitance Based Hidden State Transitions for Sequential Logic Locking"],"prefix":"10.1109","author":[{"given":"Pratik","family":"Shrestha","sequence":"first","affiliation":[{"name":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,Pennslyvania,19104"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,Pennslyvania,19104"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","article-title":"modeling of interconnect capacitance, delay, and crosstalk in vlsi","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351412"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124720"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2994259"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1080\/00207210600560078"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.811330"},{"key":"ref7","first-page":"1","article-title":"Enhanced Circuit Security Through Hidden State Transitions","author":"juretus","year":"2018","journal-title":"Government Microcircuit Applicat Critical Technol Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937990.pdf?arnumber=9937990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:34Z","timestamp":1669667014000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937990","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}