{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T18:42:41Z","timestamp":1769539361418,"version":"3.49.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9938002","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T15:38:08Z","timestamp":1668181088000},"page":"185-189","source":"Crossref","is-referenced-by-count":3,"title":["Fault Tolerance Evaluation of Different Majority Voter Designs"],"prefix":"10.1109","author":[{"given":"Ingrid F. V.","family":"Oliveira","sequence":"first","affiliation":[{"name":"Federal University of Pelotas (UFPel),Technology Development Center,Pelotas,Brazil"}]},{"given":"Matheus F.","family":"Pontes","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Technology Development Center,Pelotas,Brazil"}]},{"given":"Rafael B.","family":"Schvittz","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande (FURG),Center of Computational Science,Rio Grande,Brazil"}]},{"given":"Leomar S.","family":"Rosa","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Technology Development Center,Pelotas,Brazil"}]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS),Department of Electrical Engineering,Porto Alegre,Brazil"}]},{"given":"Rafael I.","family":"Soares","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Technology Development Center,Pelotas,Brazil"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.23"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2010.5603933"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.08.001"},{"key":"ref13","first-page":"108","volume":"15","author":"balasubramanian","year":"2016","journal-title":"A fault tolerance improved majority voter for tmr system architectures"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.06.061"},{"key":"ref15","first-page":"110","article-title":"Power, Delay and Area Comparisons of Majority Voters relevant to TMR Architectures","author":"balasubramanian","year":"2016","journal-title":"Recent Adv Circuits Syst Signal Process Commun WSEAS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8349664"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113877"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"2816","DOI":"10.1109\/TED.2006.884077","article-title":"New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration","volume":"53","author":"zhao","year":"2006","journal-title":"IEEE Trans Electron Devices"},{"key":"ref19","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156404002363"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920333"},{"key":"ref8","author":"koren","year":"2021","journal-title":"Fault-Tolerant Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.07.018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref20","author":"wang","year":"1996","journal-title":"Revisiting the FO4 metric Real World Technologies"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/23.490901"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.28"},{"key":"ref23","article-title":"Analog-digital simulation of transient-induced logicerrors and upset susceptibility of an advanced control system","author":"carreno","year":"1990","journal-title":"NASA Technical Reports Server"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09938002.pdf?arnumber=9938002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:41:17Z","timestamp":1769492477000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9938002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9938002","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}