{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:09:21Z","timestamp":1730272161204,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9938017","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2645-2649","source":"Crossref","is-referenced-by-count":0,"title":["Editable asynchronous control logic for SAR ADCs"],"prefix":"10.1109","author":[{"given":"Tian","family":"Lan","sequence":"first","affiliation":[{"name":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Xia","sequence":"additional","affiliation":[{"name":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Mao","sequence":"additional","affiliation":[{"name":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengqi","family":"Yu","sequence":"additional","affiliation":[{"name":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rishad","family":"Shafik","sequence":"additional","affiliation":[{"name":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[{"name":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618510"},{"key":"ref11","volume":"8","author":"cortadella","year":"2012","journal-title":"Logic Synthesis for Asynchronous Controllers and Interfaces"},{"journal-title":"Workcraft","year":"2021","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-0487-3"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1049\/el.2011.4001","article-title":"Low-energy and area-efficient tri-level switching scheme for sar adc","volume":"48","author":"yuan","year":"2012","journal-title":"Electronics Letters"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-39624-8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.980253"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2015.7146431"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907905"},{"key":"ref5","article-title":"Optimum control logic for successive approximation analog-to-digital converters","volume":"xiii","author":"anderson","year":"1972","journal-title":"JPL Technical Report 32-1526"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862124"},{"journal-title":"Circuit design for realization of a 16 bit 1ms\/s successive approximation register analog-to-digital converter","year":"2010","author":"brenneman","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180941"},{"key":"ref9","first-page":"1","article-title":"A 9-bit 50ms\/s asynchronous sar adc in 28nm cmos","author":"cao","year":"2012","journal-title":"NORCHIP 2012"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09938017.pdf?arnumber=9938017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:18Z","timestamp":1669666878000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9938017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9938017","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}