{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T10:04:47Z","timestamp":1745316287967,"version":"3.37.3"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401092","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Smart-Redundancy: An Alternative SEU\/SET Mitigation Method for FPGAs"],"prefix":"10.1109","author":[{"given":"Aurelien","family":"Alacchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xifan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3010647"},{"journal-title":"Xilinx TMRTool User Guide","year":"2017","key":"ref12"},{"journal-title":"BYU EDIF Tools Home Page","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2636666"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418913"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.124134"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.659027"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.09.008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272543"},{"year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.28"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401092.pdf?arnumber=9401092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:14Z","timestamp":1652197454000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401092","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}