{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:29:52Z","timestamp":1745386192485,"version":"3.37.3"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100005125","name":"EMI","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005125","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401168","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["RESHAPE: A Run-Time Dataflow Hardware-Based Mapping for CGRA Overlays"],"prefix":"10.1109","author":[{"given":"Maria","family":"Vieira","sequence":"first","affiliation":[]},{"given":"Michael","family":"Canesche","sequence":"additional","affiliation":[]},{"given":"Lucas","family":"Braganca","sequence":"additional","affiliation":[]},{"given":"Josue","family":"Campos","sequence":"additional","affiliation":[]},{"given":"Mateus","family":"Silva","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Ferreira","sequence":"additional","affiliation":[]},{"given":"Jose A.","family":"Nacif","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"ref12","article-title":"A design exploration of scalable mesh-based fully pipelined accelerators","author":"carvalho","year":"2020","journal-title":"IEEE International Conference on Field-programmable Technology (ICFPT'03)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645514"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RECONF.2006.307749"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050274"},{"key":"ref19","article-title":"Data-flow graph mapping optimization for cgra with deep reinforcement learning","author":"liu","year":"2018","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744884"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572129"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279791"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942148"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.5096"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3358187"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243212"},{"key":"ref1","first-page":"118","article-title":"A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications","volume":"52","author":"liu","year":"2019","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"ref20","article-title":"Resource-aware just-intime opencl compiler for coarse-grained fpga overlays","author":"jain","year":"2017","journal-title":"Int Workshop on Overlay Architectures (OLAF) located in Int Symp on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181072"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342171"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"ref23","article-title":"Branch-aware loop mapping on cgras","author":"hamzeh","year":"2014","journal-title":"Design Automation Conference (DAC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11512622_6"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025513"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401168.pdf?arnumber=9401168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:13Z","timestamp":1652197453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401168","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}