{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:49:12Z","timestamp":1767340152049,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401173","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Current Multiplier Based Synapse and Neuron Circuits for Compact SNN Chip"],"prefix":"10.1109","author":[{"given":"Malik Summair","family":"Asghar","sequence":"first","affiliation":[]},{"given":"Saad","family":"Arslan","sequence":"additional","affiliation":[]},{"given":"HyungWon","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A Digital Neurosynaptic Core Using Embedded Crossbar Memory with 45pJ per Spike in 45 nm","author":"merolla","year":"2011","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844126"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2173089"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04484-2"},{"key":"ref16","first-page":"1","article-title":"A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep SNN","author":"aayush","year":"0","journal-title":"Proc of the 54th Annual Design Automation Conference 2017 Association for Computing Machinery"},{"key":"ref17","first-page":"595","article-title":"Integrate-and-fire models with adaptation are good enough: Predicting spike times under random current injection","volume":"18","author":"jolivet","year":"2006","journal-title":"Proc NIPS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0092-8240(05)80004-7"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref4","first-page":"129","article-title":"A Low-power, Mixed-mode Neural Network Classifier for Robust Scene Classification","volume":"19","author":"kyuho","year":"0","journal-title":"Journal of Semiconductor Technology and Science"},{"key":"ref3","article-title":"ImageNet classification with deep convolutional neural networks","volume":"25","author":"krizhevsky","year":"2012","journal-title":"Adavances in Neural Information Processing Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"journal-title":"Principles of Neural Science","year":"2000","author":"kandel","key":"ref5"},{"journal-title":"Anlaog VLSI and Neural Systems","year":"1989","author":"mead","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2017.7934228"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.7b11191"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401173.pdf?arnumber=9401173","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:03Z","timestamp":1652197443000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401173\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401173","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}