{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T07:03:28Z","timestamp":1769843008883,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401239","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T17:33:36Z","timestamp":1619544816000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["A Memory Efficient Lock-Free Circular Queue"],"prefix":"10.1109","author":[{"given":"Narasinga Rao","family":"Miniskar","sequence":"first","affiliation":[]},{"given":"Frank","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345215"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/69624.357207"},{"key":"ref6","article-title":"Liberty queues for epic architectures","author":"jablin","year":"2010","journal-title":"Proceedings of the Eigth Workshop on Explicitly Parallel Instruction Computer Architectures and Compiler Technology (EPIC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470368"},{"key":"ref8","article-title":"Yosys open synthesis suite","author":"wolf","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2997071"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-012-0213-x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731146"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401239.pdf?arnumber=9401239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:44:15Z","timestamp":1652183055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401239","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}