{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T06:47:45Z","timestamp":1767422865316},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401263","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["An 8.1 ENOB 10bit 400MS\/s Pipelined ADC Using SAR and Sub-Ranging Flash"],"prefix":"10.1109","author":[{"given":"Yigi","family":"Kwon","sequence":"first","affiliation":[]},{"given":"Byounghan","family":"Min","sequence":"additional","affiliation":[]},{"given":"Jinhwan","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wooyol","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sunghyun","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A Low-Power 9-bit 222MS\/s Asynchronous SAR ADC in 65nm CMOS","author":"akkaya","year":"2020","journal-title":"IEEE Int Symp on Circuits and Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357058"},{"key":"ref6","first-page":"289","article-title":"A 1-V 690?W 8-bit 200MS\/s Flash-SAR ADC with Pipelined Operation of Flash and SAR ADCs in 0.13?m CMOS","author":"eslami","year":"2015","journal-title":"IEEE Int Symp on Circuits and Syst"},{"key":"ref5","first-page":"239","article-title":"A 12b 50MS\/s 3.5mW SAR Assisted 2-Stage Piepline ADC","author":"lee","year":"2010","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008560"},{"key":"ref1","first-page":"65","article-title":"A 9-bit 500-MS\/s 6.OmW Dynamic Piplined ADC Using Time-Domain Linearized Dynamic Amplifiers","author":"yu","year":"2016","journal-title":"Proc Asian Solid-State Circuits Conf"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401263.pdf?arnumber=9401263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:19:17Z","timestamp":1657333157000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401263","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}