{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:48:07Z","timestamp":1774968487758,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401359","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T17:33:36Z","timestamp":1619544816000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["SpinSim: A Computer Architecture-Level Variation Aware STT-MRAM Performance Evaluation Framework"],"prefix":"10.1109","author":[{"given":"Haoyuan","family":"Ma","sequence":"first","affiliation":[]},{"given":"You","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Rashid","family":"Ali","sequence":"additional","affiliation":[]},{"given":"Zhengyi","family":"Hou","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Erya","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Gefei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760861"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341987"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132416"},{"key":"ref14","article-title":"Evaluation of STT-MRAM main memory for HPC and real-time systems","author":"asifuzzaman","year":"2019","journal-title":"Ph D Dissertation Dept Comput Archit Polytech Univ of Catalonia"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653720"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2015.7127377"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref9","first-page":"1","article-title":"NVSim-VXs: An improved NVSim for variation aware STT-RAM simulation","author":"eken","year":"2016","journal-title":"Proc DAC"},{"key":"ref20","article-title":"Benchmarking Modern Multiprocessors","author":"bienia","year":"2011","journal-title":"Ph D Dissertation Dept Comput Sci Princeton Univ"},{"key":"ref22","first-page":"1","article-title":"A 3.3ns-access-time 71.2?W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"2015 IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.019"},{"key":"ref24","year":"2015","journal-title":"240pin Registered DIMM Based on 4Gb Die"},{"key":"ref23","year":"2011","journal-title":"240pin Registered DIMM Based on 4Gb Die"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401359.pdf?arnumber=9401359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:44:08Z","timestamp":1652183048000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401359","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}