{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T05:55:53Z","timestamp":1761630953729,"version":"3.37.3"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401379","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["A 100 MHz 9.14-mW 8-Bit Shift Register Using Double-Edge Triggered Flip-Flop"],"prefix":"10.1109","author":[{"given":"Uday Kiran Naidu","family":"Ekkurthi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Dasari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jyoshnavi","family":"Akiri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.5121\/ijcsit.2018.10501"},{"key":"ref11","first-page":"133","article-title":"A 1.0 GHz 0.6-?m 8-bit carry look ahead adder using PLA-styled all N-transistor logic","volume":"47","author":"wang","year":"2000","journal-title":"Proc IEEE Trans of Circuits and Systems Part II Analog and Digital Signal Processing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19982348"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTICT.2016.7514646"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/92.285754","article-title":"Low power design using dual edge triggered flipflops","volume":"2","author":"hossain","year":"1994","journal-title":"IEEE Trans Very Large Scale Integrat (VLSI) Syst"},{"key":"ref3","first-page":"127","article-title":"Energy-efficient double-edge triggered flip-flop","author":"wang","year":"2006","journal-title":"Proc IEEE Asia-Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref6","first-page":"ii-665","article-title":"A novel CMOS double-edge triggered flip-flop for low-power application","volume":"2","author":"sung","year":"2004","journal-title":"IEEE Int Symp Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957712"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICISC.2017.8068620"},{"key":"ref7","first-page":"151","article-title":"Low-Power High-Speed 8-Bit Shift Register Using Double-Edge Triggered Flip-Flops","author":"baskoro","year":"2018","journal-title":"Proc 8th Int Workshop on Computer Science and Engineering (WCSE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WECON.2016.7993424"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.11591\/ijece.v3i4.3165"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISS1.2019.8908063"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401379.pdf?arnumber=9401379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:55Z","timestamp":1657333255000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401379","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}