{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T16:12:22Z","timestamp":1726762342946},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401387","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T17:33:36Z","timestamp":1619544816000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["A Process Scalable Architecture for Low Noise Figure Sub-Sampling Mixer-First RF Front-End"],"prefix":"10.1109","author":[{"given":"Rakesh","family":"Rena","sequence":"first","affiliation":[]},{"given":"Suraj Kumar","family":"Verma","sequence":"additional","affiliation":[]},{"given":"Vijaya Sankara Rao","family":"Pasupureddi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922356"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857364"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2009.070584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2878342"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046968"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052513"},{"key":"ref3","article-title":"A Harmonic Rejection Strategy for 25% Duty-Cycle IQ-Mixers using Digital-to-Time Converters","author":"gebhard","year":"0","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2876227"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2520359"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.919495"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2248791"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993643"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848027"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401387.pdf?arnumber=9401387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:44:14Z","timestamp":1652183054000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401387","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}