{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:46Z","timestamp":1763724526536},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401449","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Energy-Efficient Spin-Orbit Torque MRAM Operations for Neural Network Processor"],"prefix":"10.1109","author":[{"given":"Liang","family":"Chang","sequence":"first","affiliation":[]},{"given":"Zixuan","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Zhen","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Siqi","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Weihang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Pixel visual core: Google’s fully programmable image, vision, ai processor for mobile devices","author":"jason","year":"2021","journal-title":"2021 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063072"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203785"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926984"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2912941"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351767"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2015.2468589"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075931"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218645"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857080"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2933902"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662360"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2020.2974154"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365996"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715265"},{"key":"ref23","first-page":"1","article-title":"A two-way sram array based accelerator for deep neural network on-chip training","author":"jiang","year":"2020","journal-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC)"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401449.pdf?arnumber=9401449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:02Z","timestamp":1652197442000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401449","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}