{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:27:06Z","timestamp":1763458026559,"version":"build-2065373602"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401451","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Approximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator"],"prefix":"10.1109","author":[{"given":"Yifan","family":"Qian","sequence":"first","affiliation":[]},{"given":"Chang","family":"Meng","sequence":"additional","affiliation":[]},{"given":"Yawen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203798"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240790"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218627"},{"key":"ref16","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"2006","journal-title":"International Workshop on Logic and Synthesis"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"year":"0","key":"ref19","article-title":"tiny-dnn"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2992113"},{"key":"ref3","first-page":"1","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","author":"han","year":"2016","journal-title":"International Conference on Learning Representations"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940943"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942068"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942054"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref20","article-title":"Logic synthesis and optimization benchmarks","author":"yang","year":"1991","journal-title":"Microelectronics Center of North Carolina Tech Rep"},{"article-title":"ABC: a system for sequential synthesis and verification, release 90703","year":"0","author":"mishchenko","key":"ref21"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401451.pdf?arnumber=9401451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:12Z","timestamp":1657333212000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401451","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}