{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:54:19Z","timestamp":1725699259163},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401463","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A Crosstalk-Harnessed Signaling Enhancement that Eliminates Common-Mode Encoding"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Iparraguirre","sequence":"first","affiliation":[]},{"given":"Jose","family":"Delgado-Frias","sequence":"additional","affiliation":[]},{"given":"Howard","family":"Heck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2019.8825275"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910617"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056976"},{"key":"ref5","first-page":"62","article-title":"Cancelation of a Crosstalk Induced Noise in a DDR Memory Interface","author":"oh","year":"2008","journal-title":"2008 International SoC Design Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2857470"},{"key":"ref7","article-title":"DDR5 Design Challenges","author":"bhagwath","year":"2018","journal-title":"Proc SPI 2018"},{"journal-title":"High-Speed Digital System Design a Handbook of Interconnect Theory and Design Practices","year":"2000","author":"hall","key":"ref2"},{"key":"ref9","article-title":"Mode Selective Balanced Encoded Interconnect","author":"leddige","year":"2016","journal-title":"U S Patent applied for"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470423899"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401463.pdf?arnumber=9401463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:00Z","timestamp":1652197440000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401463","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}