{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:18:47Z","timestamp":1771697927214,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401496","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Algorithm Driven Power-Timing Optimization Methodology for CMOS Digital Circuits Considering PVTA Variations"],"prefix":"10.1109","author":[{"given":"Hema Sai","family":"Kalluru","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prasenjit","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andleeb","family":"Zahra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zia","family":"Abbas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2353578"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479715"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NETACT.2017.8076742"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697718"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702068"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007958"},{"key":"ref17","first-page":"458","article-title":"NCGA: Neighborhood Cultivation Genetic Algorithm for Multi-Objective Optimization Problems","volume":"43","author":"watanabe","year":"2002","journal-title":"IPSJ J"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2013.10"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-016-0878-2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2901907"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00060"},{"key":"ref7","article-title":"Model card:22nm","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2269-3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.10.013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref20","article-title":"HSPICE: MOS Reliability Analysis (MOSRA)","year":"0"},{"key":"ref21","article-title":"Optimal transistor sizing for maximum yield in variation-aware standard cell design","volume":"44","author":"abbas","year":"2015","journal-title":"International Journal of Circuit Theory and Applications"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401496.pdf?arnumber=9401496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:04Z","timestamp":1652197444000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401496\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401496","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}