{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T23:36:32Z","timestamp":1772580992948,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401510","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A Low-Cost Bug Hunting Verification Methodology for RISC-V-Based Processors"],"prefix":"10.1109","author":[{"given":"Camilo","family":"Rojas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanssel","family":"Morales","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elkim","family":"Roa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995809"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref10","article-title":"Spike RISC-V ISA Simulator","year":"2019"},{"key":"ref6","article-title":"RISC-V torture unit tests","year":"2020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09426-7"},{"key":"ref5","article-title":"Rolling the Dice with Random Instructions is the Safe Bet on RISC-V Verification","author":"davidmann","year":"2020","journal-title":"DVCON 2020 Tech Rep"},{"key":"ref12","article-title":"Chisel HDL v3.4.0","year":"2020"},{"key":"ref8","article-title":"RISC-V Formal Verification Framework","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644818"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401510.pdf?arnumber=9401510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:13Z","timestamp":1652197453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401510","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}