{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:22:37Z","timestamp":1755926557660},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401515","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Vertically Integrated Computing Labs Using Open-Source Hardware Generators and Cloud-Hosted FPGAs"],"prefix":"10.1109","author":[{"given":"Alon","family":"Amid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Albert","family":"Ou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yakun Sophia","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"The GAP benchmark suite","year":"2015","author":"beamer","key":"ref32"},{"year":"2017","key":"ref31","article-title":"SPEC CPU 2017"},{"year":"0","key":"ref30","article-title":"University of california, berkeley uses AWS educate and amazon FPGA instances in undergraduate computer architecture course"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2011.2107911"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.2006.322527"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338891"},{"key":"ref13","article-title":"RISC-V in practical education of computer architecture","author":"wallentowitz","year":"2019","journal-title":"2019 RISC-V Summit"},{"article-title":"RISC-V educational materials","year":"2020","author":"international","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref17","article-title":"The berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"celio","year":"2015","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2015-49"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref19","article-title":"SweRV cores roadmap","author":"bandic","year":"2019","journal-title":"2019 RISC-V Summit"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2005.51"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1002\/cae.21699"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268819.268834"},{"key":"ref6","article-title":"The rocket chip generator","author":"asanovic","year":"2016","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2016-17"},{"journal-title":"EE290-2 spring 2020 hardware for machine learning","year":"0","author":"shao","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494310"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2011","author":"hennessy","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808199"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref22","article-title":"The hwacha vector-fetch architecture manual, version 3.8. 1","author":"lee","year":"2015","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2015-49"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/ICCD.2016.7753351","article-title":"x86 computer architecture simulators: A comparative study","author":"akram","year":"2016","journal-title":"2016 IEEE 34th International Conference on Computer Design (ICCD)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CONTROL.2012.6334776"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.930097"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401515.pdf?arnumber=9401515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:02Z","timestamp":1652197442000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401515","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}