{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T10:16:27Z","timestamp":1770286587124,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401562","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":24,"title":["Analog Layout Placement for FinFET Technology Using Reinforcement Learning"],"prefix":"10.1109","author":[{"given":"Mehrnaz","family":"Ahmadi","sequence":"first","affiliation":[]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317930"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-35743-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2014.7039170"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3233\/ICA-2005-12406"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/cta.736"},{"key":"ref19","article-title":"TensorFlow","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/9780470050118.ecse312"},{"key":"ref6","first-page":"17","article-title":"Analog integrated circuit sizing and layout dependent effects: a review","volume":"3","author":"liao","year":"2014","journal-title":"Solid State Electronics Microelectronic Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883710"},{"key":"ref8","first-page":"299","article-title":"Symmetry-aware TCG-based placement design under complex multi-group constraints for analog circuit layouts","author":"he","year":"2010","journal-title":"Proc IEEE\/ACM 15th Asia and South Pacific Design Automation Conference"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1109\/ISCAS.2002.1009848","article-title":"A genetic approach to analog module placement with simulated annealing","author":"zhang","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2856031"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196137"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401562.pdf?arnumber=9401562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:08Z","timestamp":1652197448000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401562","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}