{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:23:00Z","timestamp":1774365780512,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401575","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Automatic Parallelism Tuning for Module Learning with Errors Based Post-Quantum Key Exchanges on GPUs"],"prefix":"10.1109","author":[{"given":"Tatsuki","family":"Ono","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Bian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/math8101781"},{"key":"ref11","article-title":"Virtual secure platform: A five-stage pipeline processor over TFHE","author":"matsuoka","year":"2021","journal-title":"30th USENIX Security Symposium (USENIX Security 21)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/2004932"},{"key":"ref13","year":"2015","journal-title":"SHA-3 Standard Permutation-Based Hash and ExtendableOutput Functions"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CCST.2017.8167848"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-47560-8_12"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","article-title":"An algorithm for the machine calculation of complex Fourier series","volume":"19","author":"cooley","year":"1965","journal-title":"Mathematics of Computation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1464291.1464352"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-22174-8_19"},{"key":"ref19","article-title":"Submission requirements and evaluation criteria for the post-quantum cryptography standardization process","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1568318.1568324"},{"key":"ref3","author":"avanzi","year":"2019","journal-title":"Crystals-Kyber-Algorithm Specifications and Supporting Documentation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-014-9938-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1536414.1536461"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3025691"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2963826"},{"key":"ref2","first-page":"353","article-title":"CRYSTALS-Kyber: a CCAsecure module-lattice-based KEM","author":"bos","year":"2018","journal-title":"Proc Symp Privacy and Security"},{"key":"ref1","article-title":"Post-quantum cryptography | CSRC","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.13052\/jsn2445-9739.2017.10"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401575.pdf?arnumber=9401575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:01Z","timestamp":1652197441000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401575","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}