{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T20:45:43Z","timestamp":1769201143789,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004895","name":"European Social Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004895","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401622","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["A PVT-Aware Voltage Scaling Method for Energy Efficient FPGAs"],"prefix":"10.1109","author":[{"given":"Konstantinos","family":"Maragos","sequence":"first","affiliation":[{"name":"ECE School, National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Lentaris","sequence":"additional","affiliation":[{"name":"ECE School, National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"ECE School, National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-92792-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010555"},{"key":"ref3","article-title":"International technology roadmap for semiconductors","year":"2015"},{"key":"ref4","article-title":"Removed for blind review"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194569"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435771"},{"key":"ref7","article-title":"Lowering power using the voltage identification bit","author":"Chapman","year":"2012"},{"key":"ref8","volume-title":"Intel Stratix 10 Power Management User Guide","year":"2018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380689"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2775448"},{"key":"ref13","article-title":"Removed for blind review"},{"key":"ref14","volume-title":"7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter","year":"2018"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401622.pdf?arnumber=9401622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T10:28:38Z","timestamp":1725013718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401622","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}