{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:12:17Z","timestamp":1730272337824,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401625","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T17:33:36Z","timestamp":1619544816000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Simplified Hardware Implementation of Memoryless Dot Product for Neural Network Inference"],"prefix":"10.1109","author":[{"given":"I.","family":"Kouretas","sequence":"first","affiliation":[]},{"given":"V.","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2017.38"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00045"},{"article-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","year":"2014","author":"simonyan","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JMASS.2020.3034205"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3013637"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2020.107281"},{"key":"ref17","first-page":"1","article-title":"A Novel, Efficient Implementation of a Local Binary Convolutional Neural Network","author":"lin","year":"2020","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00057"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.486662"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIC48496.2019.8966676"},{"key":"ref3","article-title":"Flexible Acceleration of Convolutions on FPGAs: NEURAghe 2.0","author":"carreras","year":"2019","journal-title":"CPS Summer School PhD Workshop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICM48031.2019.9021904"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2935251"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM48536.2019.8977176"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2947639"},{"journal-title":"Deep Learning","year":"2016","author":"goodfellow","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/BigData47090.2019.9006030"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2388838"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICMICA48462.2020.9242720"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3011893"},{"key":"ref23","first-page":"1","article-title":"Performance evaluation of Distributed Arithmetic based MAC Structures for DSP Applications","author":"bharathi","year":"2020","journal-title":"2020 7th International Conference on Smart St ructures and Systems (ICSSS)"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401625.pdf?arnumber=9401625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:44:07Z","timestamp":1652183047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401625","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}