{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:44:37Z","timestamp":1751035477304,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401664","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Fast Logic Optimization Using Decision Trees"],"prefix":"10.1109","author":[{"given":"Brunno A.","family":"de Abreu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Augusto","family":"Berndt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isac S.","family":"Campos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonata T.","family":"Carvalho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateus","family":"Grellert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ASPDAC.2018.8297358"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/HST.2017.7951826"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.23919\/DATE.2019.8715251"},{"key":"ref13","first-page":"1","article-title":"Lsoracle: a logic synthesis framework driven by artificial intelligence","author":"neto","year":"2019","journal-title":"2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JPROC.2020.3014430"},{"key":"ref15","article-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"year":"2019","article-title":"Abc: A system for sequential synthesis and verification","key":"ref16"},{"key":"ref17","first-page":"2825","article-title":"Scikit-learn: Machine learning in python","volume":"12","author":"pedregosa","year":"2011","journal-title":"The Journal of Machine Learning Research"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/MDAT.2015.2505723"},{"year":"2015","author":"drake","article-title":"Python library for electronic design automation (pyeda 0.28.0)","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-1-4613-2821-6_1"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.1987.1270318"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.23919\/DATE.2019.8715185"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/3316781.3317905"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.23919\/DATE51398.2021.9473972","article-title":"Logic synthesis meets machine learning: Trading exactness for generalization","author":"rai","year":"2021","journal-title":"2021 Design Automation Test in Europe Conference Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.2011.6105357"},{"key":"ref2","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TCAD.2006.882484"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCAS.2018.8351731"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401664.pdf?arnumber=9401664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,25]],"date-time":"2022-12-25T16:16:34Z","timestamp":1671984994000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401664","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}