{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T01:50:51Z","timestamp":1769910651772,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401679","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":9,"title":["Low-Complexity Parallel Cyclic Redundancy Check"],"prefix":"10.1109","author":[{"given":"Xinmiao","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yok Jye","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2860934"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702081"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180783"},{"key":"ref13","article-title":"An XOR-based erasure-resilient coding scheme","author":"bloember","year":"1995","journal-title":"Technical Report"},{"key":"ref4","article-title":"Low-complexity architectures for parallel long BCH encoders","author":"tang","year":"2019","journal-title":"Proc of IEEE Workshop on Signal Processing Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850125"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456294"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2159495"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2009.5189575"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965100"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.823655"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/26.141415"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608921"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401679.pdf?arnumber=9401679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:15Z","timestamp":1652197455000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401679\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401679","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}