{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:12:27Z","timestamp":1730272347769,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401685","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Area-Efficient Multiplier Designs Using a 3D Nanofabric Process Flow"],"prefix":"10.1109","author":[{"given":"Edouard","family":"Giacomin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1038\/nature22994","article-title":"Three-dimensional integration of nanotechnologies for computing and data storage on a single chip","volume":"547","author":"shulaker","year":"2017","journal-title":"Nature"},{"key":"ref11","first-page":"s3s","author":"wan","year":"2018","journal-title":"Low-Temperature Wafer Bonding for Three-Dimensional Wafer-Scale Integration"},{"key":"ref12","article-title":"Layout Considerations of Logic Designs Using an N-layer 3D Nanofabric Process Flow","author":"giacomin","year":"2020","journal-title":"VLSI-SoC"},{"key":"ref13","article-title":"Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory","author":"jang","year":"2009","journal-title":"VLSI"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-020-09825-6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2010.57"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref17","article-title":"Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture","author":"shao","year":"2019","journal-title":"Micro"},{"key":"ref18","article-title":"Wire-Aware Architecture and Dataflow for CNN Accelerators","author":"gudaparthi","year":"2019","journal-title":"Micro"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796734"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.348"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-008-0690-4"},{"journal-title":"Hbm Memory solution for bandwidth-hungry processors","year":"2014","author":"kim","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268483"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.202"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573428"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref2","article-title":"Handbook of Thin Film Deposition","author":"seshan","year":"2018","journal-title":"Chapter 2 - Limits and Hurdles to Continued CMOS Scaling"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399776"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2942456"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2007.4469706"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662445"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333538"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2647853"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"key":"ref26","article-title":"An overview of SuperLU: Algorithms, implementation, and user interface","author":"li","year":"2015","journal-title":"ACM Transactions on Mathematical Software"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401685.pdf?arnumber=9401685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:07Z","timestamp":1652197447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401685","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}