{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T17:03:51Z","timestamp":1781283831542,"version":"3.54.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401798","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":19,"title":["Compute-in-eDRAM with Backend Integrated Indium Gallium Zinc Oxide Transistors"],"prefix":"10.1109","author":[{"given":"Siddhartha Raman Sundara","family":"Raman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shanshan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaydeep","family":"P.Kulkarni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213660"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993506"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7567\/1347-4065\/ab650c"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371900"},{"key":"ref15","author":"chauhan","year":"2015","journal-title":"FinFET Modeling for IC Simulation and Design Using the BSIM-CMG Standard"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2012.PS-9-11"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.18599"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60402-2"},{"key":"ref19","article-title":"eDRAM-CIM: Compute-in-memory design with reconfigurable embedded-dynamic-memory-array realizing adaptive data converters and charge-domain computing","author":"xie","year":"2021","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357532"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref8","first-page":"230","article-title":"A 14nm 1.1Mb Embedded DRAM Macro with 1ns Access","volume":"51","author":"fredeman","year":"2015","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353793"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref9","first-page":"925","article-title":"Soft error rate cross-technology prediction on embedded DRAM","author":"fang","year":"2009","journal-title":"IEEE International Reliability Physics Symposium"},{"key":"ref20","year":"0"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Daegu, Korea","start":{"date-parts":[[2021,5,22]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401798.pdf?arnumber=9401798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:15Z","timestamp":1652197455000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401798","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}