{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T12:43:20Z","timestamp":1758631400638},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401800","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":12,"title":["Ferroelectric Tunneling Junctions for Edge Computing"],"prefix":"10.1109","author":[{"given":"Erika","family":"Covi","sequence":"first","affiliation":[]},{"given":"Quang T.","family":"Duong","sequence":"additional","affiliation":[]},{"given":"Suzanne","family":"Lancaster","sequence":"additional","affiliation":[]},{"given":"Viktor","family":"Havel","sequence":"additional","affiliation":[]},{"given":"Jean","family":"Coignus","sequence":"additional","affiliation":[]},{"given":"Justine","family":"Barbot","sequence":"additional","affiliation":[]},{"given":"Ole","family":"Richter","sequence":"additional","affiliation":[]},{"given":"Philip","family":"Klein","sequence":"additional","affiliation":[]},{"given":"Elisabetta","family":"Chicca","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Grenouillet","sequence":"additional","affiliation":[]},{"given":"Athanasios","family":"Dimoulas","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Mikolajick","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Slesazeck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00891"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.5142089"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409777"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.6b13866"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993464"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2019.8739742"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3415"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ab2084"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993663"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2800090"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"article-title":"Spinnaker 2: A 10 million core processor system for brain simulation and machine learning","year":"2019","author":"mayr","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref2","first-page":"162","article-title":"Reflections on the memory wall","author":"sally","year":"2004","journal-title":"Proc of Conf on Computing Frontiers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.2540934"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.3195075"},{"key":"ref22","first-page":"142","article-title":"Ferroelectric Tunnel Junctions based on Ferroelectric-Dielectric Hf0.5Zr0.5.O2\/Al2O3 Capacitor Stacks","author":"max","year":"2018","journal-title":"28th European Solid-state Device Research Conference (ESSDERC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.3700245"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1021\/acsaelm.0c00832"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573413"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1039\/C8FD00114F"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el.2020.1529"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401800.pdf?arnumber=9401800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:13Z","timestamp":1652197453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401800","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}