{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:06:20Z","timestamp":1740099980321,"version":"3.37.3"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019339","name":"Tsinghua Initiative Scientific Research Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100019339","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/iscas51556.2021.9401801","type":"proceedings-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:33:36Z","timestamp":1619559216000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A 12-Bit 2-GS\/s Pipelined ADC Front-End Stage with Aperture Error Tuning and Split MDAC"],"prefix":"10.1109","author":[{"given":"Peilin","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fule","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013761"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3006147"},{"key":"ref8","first-page":"92c","article-title":"A 5.4GS\/s 12b 500mW pipeline ADC in 28nm CMOS","author":"wu","year":"2013","journal-title":"IEEE VLSI Circuits Symp 2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2912421"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"}],"event":{"name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2021,5,22]]},"location":"Daegu, Korea","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9401028\/9401051\/09401801.pdf?arnumber=9401801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:03Z","timestamp":1652197443000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9401801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas51556.2021.9401801","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}