{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:20:52Z","timestamp":1771698052106,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043220","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and Design of Bias-Current-Free Hybrid Phase-Locked Loops with Multi-Phase Time-Interleaved Phase Detector"],"prefix":"10.1109","author":[{"given":"Qibang","family":"Sun","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liqun","family":"Feng","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woogeun","family":"Rhee","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2843337"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3090567"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2022.3156901"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC58667.2023.10347998"},{"key":"ref6","first-page":"266","article-title":"A 0.45 V 0.72 mW 2.4 GHz bias-current-free fractional-N hybrid PLL using a voltage-mode phase interpolator in 28 nm CMOS","author":"Feng","year":"2024","journal-title":"IEEE ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA50426.2020.9332085"},{"key":"ref8","first-page":"99","volume-title":"Algebra","volume":"1","author":"Van der Waerden","year":"1993"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043220.pdf?arnumber=11043220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:19:13Z","timestamp":1751091553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043220","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}