{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:49:58Z","timestamp":1767084598123,"version":"3.41.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043238","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["FARMER: An Online-Learning Driven Methodology for Workload Consolidation on Large FPGAs"],"prefix":"10.1109","author":[{"given":"Gabriele","family":"Montanaro","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy"}]},{"given":"Francesco","family":"Trov\u00f2","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy"}]},{"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00108"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3149422"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970992"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS58634.2023.10382918"},{"article-title":"AES Verilog Implementation","year":"2014","author":"Str\u00f6mbergson","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.83"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317821"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.010"},{"key":"ref12","first-page":"338","article-title":"Design space exploration of heterogeneous-accelerator socs with hyperparameter optimization","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","author":"Cong"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3066309"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"issue":"3","key":"ref15","volume-title":"Gaussian processes for machine learning","volume":"2","author":"Williams","year":"2006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013689704352"},{"key":"ref17","first-page":"1015","article-title":"Gaussian process optimization in the bandit setting: No regret and experimental design","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Srinivas"},{"key":"ref18","article-title":"proF-PGA quad Motherboard for multi-FPGA System"},{"key":"ref19","article-title":"FPGA Module XC7V2000T"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"article-title":"Keccak Verilog Implementation","year":"2013","author":"Moles","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043238.pdf?arnumber=11043238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:45:47Z","timestamp":1751093147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043238","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}