{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T00:41:26Z","timestamp":1775868086313,"version":"3.50.1"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043266","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Design Technology Co-Optimization for CFET SRAM Cells Considering Double-Sided Signal\/Power Routing"],"prefix":"10.1109","author":[{"given":"Yu-Cheng","family":"Lu","sequence":"first","affiliation":[{"name":"National Taiwan University,Graduate School of Advanced Technology,Taipei,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Lin","family":"Wu","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vita Pi-Ho","family":"Hu","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate School of Advanced Technology,Taipei,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA\/VLSI-DAT57221.2023.10134152"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT59917.2023.10332401"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830353"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3018099"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3230046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202107894"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720511"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265076"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401245"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019543"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3121349"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3235701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3207972"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185283"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3176843"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3289476"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3323449"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-024-01693-3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3403796"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558338"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185330"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631438"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413867"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631379"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830328"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873483"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631460"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3305322"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185218"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993626"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720684"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IITC47697.2020.9515628"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371903"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830488"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2687524"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2902031"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043266.pdf?arnumber=11043266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:07:23Z","timestamp":1751094443000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043266","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}