{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T16:16:47Z","timestamp":1784391407950,"version":"3.55.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000308","name":"British Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000308","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043314","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Comprehensive Compliance Framework for RISC-V Architectures using the RISCOF Test Platform"],"prefix":"10.1109","author":[{"given":"Mohamed A.","family":"Elshiemy","sequence":"first","affiliation":[{"name":"Nile University,Nanoelectronics Integrated Systems Center (NISC), School of Engineering and Applied Science (EAS),Giza,Egypt,12588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmed","family":"Soltan","sequence":"additional","affiliation":[{"name":"Nile University,Nanoelectronics Integrated Systems Center (NISC), School of Engineering and Applied Science (EAS),Giza,Egypt,12588"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref2","volume-title":"The RISC-V Instruction Set Manual; Volume I: Unprivileged ISA","author":"Waterman","year":"2019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2021.3077368"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FDL50818.2020.9232941"},{"key":"ref6","first-page":"55","article-title":"Mutation-based Compliance Testing for RISC-V","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC \u201921)","author":"Herdt"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116193"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567768"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644818"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3169108"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043314.pdf?arnumber=11043314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:56:17Z","timestamp":1751093777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043314","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}