{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:02:16Z","timestamp":1780502536930,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020487","name":"Nature","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020487","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043315","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:42:19Z","timestamp":1751031739000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["FlexAcc: Accelerating Batch Normalization through GPU-FPGA Integration"],"prefix":"10.1109","author":[{"given":"Haishuai","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications,Nanjing,China,210023"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhihao","family":"Li","sequence":"additional","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications,Nanjing,China,210023"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pengyang","family":"Li","sequence":"additional","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications,Nanjing,China,210023"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuehuai","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications,Nanjing,China,210023"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaobai","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications,Nanjing,China,210023"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jieming","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications,Nanjing,China,210023"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999257"},{"key":"ref2","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080221"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3055814"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181501"},{"key":"ref8","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"Ioffe","year":"2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/eStream.2019.8732160"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON47005.2019.8983577"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.14569\/IJACSA.2018.091062"},{"issue":"1","key":"ref12","first-page":"29","article-title":"Bactran: a hardware batch normalization implementation for cnn training engine","volume":"13","author":"Yang","year":"2020","journal-title":"IEEE Embedded Systems Letters"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401434"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3038228.3038239"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.690"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043315.pdf?arnumber=11043315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:38:02Z","timestamp":1755545882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043315","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}