{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:40:02Z","timestamp":1751096402055,"version":"3.41.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043363","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A 13.8 TOPS\/W Polynomial Implicit Neural Representation Accelerator with Tile Similarity Exploitation and LUT-based Matrix Multiplication Reformation"],"prefix":"10.1109","author":[{"given":"Minsung","family":"Kim","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}]},{"given":"Wonhoon","family":"Park","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}]},{"given":"Sanghyuk","family":"An","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}]},{"given":"Donghyeon","family":"Han","sequence":"additional","affiliation":[{"name":"Chung-Ang University,Seoul,Republic of Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52688.2022.00209"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3503250"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52729.2023.00203"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01405"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01061"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3231863"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062989"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3224964"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043363.pdf?arnumber=11043363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:59:19Z","timestamp":1751093959000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043363","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}