{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T21:04:54Z","timestamp":1773435894800,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043374","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:42:19Z","timestamp":1751031739000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Refresh-Reduction Digital eDRAM CIM Macro using Asymmetric Error Tolerance Scheme"],"prefix":"10.1109","author":[{"given":"Yue","family":"Cao","sequence":"first","affiliation":[{"name":"Fudan University,School of Microelectronics, Frontier Institute of Chip and System,Shanghai,China"}]},{"given":"Yuanyuan","family":"Han","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}]},{"given":"Keji","family":"Zhou","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}]},{"given":"Chengshuo","family":"Yu","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}]},{"given":"Tianci","family":"Cai","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics, Frontier Institute of Chip and System,Shanghai,China"}]},{"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454556"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3510877"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3411608"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3257058"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3209872"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141370"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3396429"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3196678"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065697"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454323"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830338"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247975"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2960491"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835978"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868338"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342249"},{"key":"ref21","article-title":"Improving neural networks with dropout","volume-title":"Doctoral dissertation","author":"Srivastava","year":"2013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3074699"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE46568.2020.9042979"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043374.pdf?arnumber=11043374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T19:50:06Z","timestamp":1773431406000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043374","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}