{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:10:06Z","timestamp":1751094606829,"version":"3.41.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043377","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["MTVSM-CIM: A Magnified-TMR VC-SOT-MRAM Computing-in-Memory Macro for Edge AI"],"prefix":"10.1109","author":[{"given":"Bingqian","family":"Song","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Cancheng","family":"Xiao","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Fantao","family":"Gao","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Jiahao","family":"Zhao","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Mengzhu","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Ziwei","family":"Han","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]},{"given":"Tianxiang","family":"Nan","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980744"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3021397"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.abj9979"},{"key":"ref4","first-page":"25.5.1","article-title":"Enabling RRAM-based brain-inspired computation by codesign of device, circuit, and system","volume-title":"IEDM Tech. Dig","author":"Dou"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372068"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413832"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/INTERMAGShortPapers58606.2023.10228265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558067"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/INTERMAGShortPapers58606.2023.10228662"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.107"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3350151"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0461-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067339"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926984"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993599"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3163197"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3280357"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3314433"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980073"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3055830"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3140769"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043377.pdf?arnumber=11043377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:37:07Z","timestamp":1751092627000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043377","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}