{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T04:04:23Z","timestamp":1751169863141,"version":"3.41.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043382","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Fast Transient FVF LDO With Improved Gate Buffer and Level Triggered Transient Enhancement Circuit in 22 nm process"],"prefix":"10.1109","author":[{"given":"Jianjun","family":"Zhu","sequence":"first","affiliation":[{"name":"Tsinghua University,Shenzhen International Graduate School,Shenzhen,China,518000"}]},{"given":"Wanqing","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Shenzhen International Graduate School,Shenzhen,China,518000"}]},{"given":"Haigang","family":"Feng","sequence":"additional","affiliation":[{"name":"Tsinghua University,Shenzhen International Graduate School,Shenzhen,China,518000"}]},{"given":"Songping","family":"Mai","sequence":"additional","affiliation":[{"name":"Tsinghua University,Shenzhen International Graduate School,Shenzhen,China,518000"}]},{"given":"Xian","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Shenzhen International Graduate School,Shenzhen,China,518000"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/icta56932.2022.9963003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2991747"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2010.2053859"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2014.2380644"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tpel.2020.3024595"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3292397"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tpel.2020.2996771"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2009.2024819"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043382.pdf?arnumber=11043382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:51:02Z","timestamp":1751093462000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043382","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}