{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:10:09Z","timestamp":1751094609070,"version":"3.41.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043403","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Towards Designing a Unified DNN Architecture for Analog and Mixed-Signal Circuit Characterization"],"prefix":"10.1109","author":[{"given":"Deepthi","family":"Amuru","sequence":"first","affiliation":[{"name":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chetan","family":"Mittal","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zia","family":"Abbas","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180600"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2296-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900079"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-71436-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.11.006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.06.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3323886"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.90"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3297156.3297160"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795282"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795293"},{"key":"ref14","first-page":"1","article-title":"Transfer learning with bayesian optimization-aided sampling for efficient ams circuit modeling","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Liu"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643445"},{"volume-title":"CMOS analog circuit design.","year":"2011","author":"Allen","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas57524.2023.10405952"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.827014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3689435"},{"key":"ref20","first-page":"2951","article-title":"Practical bayesian opti-mization of machine learning algorithms","volume-title":"Proceedings of the 25th International Conference on Neural Information Processing Systems- Volume 2, NIPS\u201912","author":"Snoek"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.19026\/rjaset.5.4772"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/82.754857"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.597305"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IWS55252.2022.9978042"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2013.13.5.423"},{"key":"ref28","first-page":"265","article-title":"Tensorflow: A system for large-scale machine learning","volume-title":"Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation, OSDI\u201916","author":"Abadi"},{"volume-title":"Deep Learning.","year":"2016","author":"Goodfellow","key":"ref29"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043403.pdf?arnumber=11043403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:40:17Z","timestamp":1751092817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043403","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}