{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:40:08Z","timestamp":1751092808380,"version":"3.41.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043418","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Multiplier-Balanced and Area-Efficient Architecture for Low-Frequency Non-Separable Secondary Transform"],"prefix":"10.1109","author":[{"given":"Chang","family":"Liu","sequence":"first","affiliation":[{"name":"Fudan University,School of Microelectronics,China"}]},{"given":"Leilei","family":"Huang","sequence":"additional","affiliation":[{"name":"East China Normal University,School of Integrated Circuits,China"}]},{"given":"Chenyu","family":"Zhao","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics,China"}]},{"given":"ChengKang","family":"Huang","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics,China"}]},{"given":"Bingjing","family":"Hou","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics,China"}]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics,China"}]},{"given":"Yibo","family":"Fan","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics,China"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TCSVT.2021.3101953"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSVT.2012.2221191"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCSVT.2021.3087706"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2023.3245291"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCE.2018.2875528"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCE.2018.2812459"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCSVT.2019.2934752"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/LSP.2024.3350989"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCE.2021.3126549"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCAS48785.2022.9937597"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/SBCCI55532.2022.9893228"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/PCS48520.2019.8954507"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TIP.2018.2802202"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ISCAS.2016.7539019"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCSII.2018.2815532"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCSVT.2018.2886736"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TCAD.2007.893549"},{"key":"ref18","article-title":"Jvet common test conditions and software reference configurations for sdr video","author":"Bossen","year":"2019","journal-title":"Joint Video Experts Team (JVET), Document JVET-N1010"},{"key":"ref19","article-title":"Calculation of average psnr differences between rd curves","author":"Bj\u00f8ntegaard","year":"2001","journal-title":"Video Coding Experts Group (VCEG), Document VCEG-M33"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043418.pdf?arnumber=11043418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:14:45Z","timestamp":1751091285000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043418\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043418","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}