{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T04:04:25Z","timestamp":1751169865192,"version":"3.41.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043433","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V Based Keccak Co-Processor for NIST Post-Quantum Cryptography Standards"],"prefix":"10.1109","author":[{"given":"Alessandra","family":"Dolmeta","sequence":"first","affiliation":[{"name":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valeria","family":"Piscopo","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mattia","family":"Mirigaldi","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Martina","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guido","family":"Masera","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"CRYSTALS-Kyber Documentation","year":"2021","author":"Avanzi","key":"ref1"},{"article-title":"CRYSTALS-Dilithium Documentation","year":"2021","author":"Ducas","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363229"},{"key":"ref4","article-title":"Falcon: Fast-fourier lattice-based compact signatures over NTRU","author":"Fouque","year":"2018","journal-title":"Submission to the NIST post-quantum cryptography standardization process"},{"volume-title":"CV-X-IF eXtension Interface","key":"ref5"},{"volume-title":"FIPS PUB 202: SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions","year":"2015","key":"ref6"},{"article-title":"FIPS PUB 202 - SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions","year":"2015","author":"Bertoni","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285111"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847921"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.13"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.239-280"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2983185"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2017ICP0019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591432"},{"volume-title":"riscv-crypto: Risc-v cryptography extensions","year":"2024","key":"ref15"},{"volume-title":"CV32E40X User Manual","year":"2024","author":"Group","key":"ref16"},{"volume-title":"cv32e40px: Risc-v core with extensions for cryptography and machine learning","year":"2024","key":"ref17"},{"article-title":"X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators","year":"2024","author":"Machetti","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3390\/s23239408"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i2.130-153"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3579092"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180550"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043433.pdf?arnumber=11043433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:54:27Z","timestamp":1751093667000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043433","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}