{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:10:05Z","timestamp":1751094605594,"version":"3.41.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043537","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A framework for analog-digital mixed-precision neural network training and inference"],"prefix":"10.1109","author":[{"given":"Athanasios","family":"Vasilopoulos","sequence":"first","affiliation":[{"name":"IBM Research Europe,Switzerland"}]},{"given":"Emma","family":"Boulharts","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Switzerland"}]},{"given":"Corey","family":"Lammie","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Switzerland"}]},{"given":"Julian","family":"B\u00fcchel","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Switzerland"}]},{"given":"Hadjer","family":"Benmeziane","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Switzerland"}]},{"given":"Manuel","family":"Le Gallo","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Switzerland"}]},{"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Switzerland"}]}],"member":"263","reference":[{"article-title":"IBM Analog Hardware Acceleration Kit","year":"2025","author":"Rasch","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/hpec55821.2022.9926331"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01010-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/science.adf5538"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731773"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2016.90"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2022.3221390"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-40770-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413767"},{"article-title":"A survey of quantization methods for efficient neural network inference","year":"2021","author":"Gholami","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/aicas51828.2021.9458494"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2021.emnlp-main.627"},{"author":"Pappalardo","key":"ref16","article-title":"Xilinx\/brevitas"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3043731"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180810"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/5.0168089"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731716"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/iscas58744.2024.10558286"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2025,5,25]]},"location":"London, United Kingdom","end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043537.pdf?arnumber=11043537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:35:09Z","timestamp":1751092509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043537","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}