{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:07:04Z","timestamp":1781885224741,"version":"3.54.5"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043585","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["STPE: An Energy-Efficient Edge-Device Transformer Inference Processor with Multi-Mode Data-Compression Scheme"],"prefix":"10.1109","author":[{"given":"Zhou","family":"Wang","sequence":"first","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haochen","family":"Du","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,School of Engineering,Hong Kong,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivek","family":"Mohan","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiuren","family":"Zhou","sequence":"additional","affiliation":[{"name":"Xidian University,School of Microelectronics,Xi’an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhou","family":"Shu","sequence":"additional","affiliation":[{"name":"National University of Singapore,School of Electrical and Computer Engineering,Singapore,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanqing","family":"Xu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Shenzhen,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Baoyi","family":"Han","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaonan","family":"Tang","sequence":"additional","affiliation":[{"name":"Beijing Wisemay Science and Technology Co., Ltd.,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anil A.","family":"Bharath","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E. M.","family":"Drakakis","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Benchmarking TPU, GPU, and CPU Platforms for Deep Learning","author":"Wang","year":"2019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mcas.2021.3092533"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247968"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/aicas57966.2023.10168614"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595944"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595923"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895592"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731686"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731645"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830277"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731711"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043585.pdf?arnumber=11043585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:05:57Z","timestamp":1751094357000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043585","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}