{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:44Z","timestamp":1771613744232,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043587","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["An Efficient Hardware Implementation of Improved Plantard Mod-Multiplication for Lattice-Based Cryptography"],"prefix":"10.1109","author":[{"given":"Mengxue","family":"Li","sequence":"first","affiliation":[{"name":"Nanjing University of Aeronautics and Astronautics,School of Integrated Circuits,Nanjing,China,211106"}]},{"given":"Jiansheng","family":"Chen","sequence":"additional","affiliation":[{"name":"Nanjing University of Aeronautics and Astronautics,School of Integrated Circuits,Nanjing,China,211106"}]},{"given":"Bei","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University of Aeronautics and Astronautics,School of Integrated Circuits,Nanjing,China,211106"}]},{"given":"Fei","family":"Lyv","sequence":"additional","affiliation":[{"name":"Nanjing University of Aeronautics and Astronautics,School of Integrated Circuits,Nanjing,China,211106"}]},{"given":"Weiqiang","family":"Liu","sequence":"additional","affiliation":[{"name":"Nanjing University of Aeronautics and Astronautics,School of Integrated Circuits,Nanjing,China,211106"}]},{"given":"Yijun","family":"Cui","sequence":"additional","affiliation":[{"name":"Nanjing University of Aeronautics and Astronautics,School of Integrated Circuits,Nanjing,China,211106"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.IR.8240"},{"key":"ref2","first-page":"69","article-title":"Status report on the second round of the nist post-quantum cryptography standardization process","volume":"2","author":"Alagic","year":"2020","journal-title":"US Department of Commerce, NIST"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.IR.8413-upd1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581570"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2018.00032"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i1.238-268"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181340"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.49-72"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.328-356"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401170"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH51176.2021.00028"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47721-7_24"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-48965-0_8"},{"key":"ref15","article-title":"Faster avx2 optimized ntt multiplication for ring-lwe lattice cryptography","author":"Seiler","year":"2018","journal-title":"Cryptology ePrint Archive"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45539-6_37"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43414-7_24"},{"key":"ref18","article-title":"Barrett multiplication for dilithium on embedded devices","author":"Hwang","year":"2023","journal-title":"Cryptology ePrint Archive"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.614-636"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3073475"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PACET60398.2024.10497033"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS55924.2022.10090253"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3179459"},{"key":"ref24","article-title":"7 series fpgas configurable logic block: User guide","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3144101"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3296899"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043587.pdf?arnumber=11043587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:53:30Z","timestamp":1751093610000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043587","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}