{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:25:25Z","timestamp":1781886325076,"version":"3.54.5"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1109\/iscas56072.2025.11043626","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:42:19Z","timestamp":1751046139000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["An SoC Design and Fabrication Hands-On Educational Course within One Week Using Structured ASIC"],"prefix":"10.1109","author":[{"given":"Hideharu","family":"Amano","sequence":"first","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Atsutake","family":"Kosuge","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hirofumi","family":"Sumi","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naonobu","family":"Shimamoto","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yukinori","family":"Ochiai","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yurie","family":"Inoue","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tohru","family":"Mogami","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoshio","family":"Mita","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"The University of Tokyo,System Design Lab, Graduate School of Engineering,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MPW fabrication"},{"key":"ref2","article-title":"About VDEC"},{"key":"ref3","first-page":"82","article-title":"Mask cost for sub-100 nm technologies: Stopping a runaway?","volume-title":"Proc. SPIE","author":"Balasinski"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2264690"},{"key":"ref5","article-title":"Build your own silicon with Googlel"},{"key":"ref6","article-title":"Google developers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3486239"},{"key":"ref8","article-title":"Micron-to-Submicron Cu electroplating in view of Agile-X LSI Chips Fabrication using Open Facility","volume-title":"The 3rd European Symposium on Nanofabrication Research Infrastructure (ENRIS 2023)","author":"Shimamoto"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2015.2429572"},{"key":"ref10","article-title":"DWL 66+: laser lithography tool"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2017.7947575"},{"key":"ref12","article-title":"Cadence Virtuoso Tutorial"},{"key":"ref13","article-title":"Improvement of Manufacturing Yield for Agile-X LSI through Bonding Pad Surface Treatment (in Japanese)","volume-title":"The 16th JSAP MEMS Symposium","author":"Shimamoto"}],"event":{"name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"London, United Kingdom","start":{"date-parts":[[2025,5,25]]},"end":{"date-parts":[[2025,5,28]]}},"container-title":["2025 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11043142\/11042930\/11043626.pdf?arnumber=11043626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:06:14Z","timestamp":1751094374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11043626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas56072.2025.11043626","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]}}}